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Abstract 
In this paper; we present a 43 GHz VCO in 0.13pm 
CMOS for use in SONET OC-768 optical networks. The 
design has a large tune range of 4.2 %, which is sujficient 
to hold the design center frequency over anticipated pro- 
cess spread and temperature variation. A tuned output 
buffer is used to provide 1.3 VPmp (single-ended) into a 90 
fF capacitive load as is required when the VCO is used 
in typical clock and data recovery (CDR) circuits. Phase 
noise is -90 dBc/Hz at a I MHz offset from the carrier; 
this meets SONET jitter specijlcations. The VCO, includ- 
ing output buffers, consumes 14 mA from a 1 V supply and 
occupies 0.06 mm2 of die area. 
1. Motivation 
At present, circuits for 40 GB/s optical communication 
networks are commonly made using 111-V compounds or 
in SiGe processes [I]. With the advent of smaller and 
faster CMOS technology, it has become possible to make 
such circuits in standard CMOS, leading to lower-cost so- 
lutions and opening the way to increased integration. One 
of the principal functions that is required in optical net- 
works is that of clock and data recovery (CDR). For this, 
a VCO is a central building block. Several authors have 
presented 40+ GHz VCO's in CMOS [2, 31, but appli- 
cation of a VCO to a real CDR circuit requires that the 
tune range be sufficient to cover the anticipated variation 
in center frequency due to process spread and tempera- 
ture variation. Additionally, the VCO should be capable 
of driving a capacitive load with a large voltage swing. As 
will be shown, these requirements present challenges in 
terms of phase noise. An architecture with a tuned output 
buffer is shown to satisfy all requirements simultaneously. 
The resulting design is low-power (14 mW), low voltage 
(1V) and occupies a very small die area (0.06 mm2). 
2. Specifications 
2.1. Jitter requirements 
In OC-768 optical networks, the specified bitrate is 
39.81 GHz. 8% Forward Error Correction (FEC) is com- 
monly used; this makes for a 'raw' bitrate of 43 GHz, 
which is the design center frequency of this VCO. A sin- 
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gle bit-time (commonly referred to as a Unit Interval or 
VI) at this data rate is 23.2 ps. 
ITU requirements [4] specify the maximum allowable 
jitter whereas for VCO's, the measured quantity is the 
phase noise spectrum. Conversion between jitter and 
phase noise is straightforward: 
A&,, = 1 2 .  T(f)df  (1) 
band 
where Y( f )  is the phase noise spectrum, band is the off- 
set frequency band of interest and A$RMS is the RMS 
jitter in radians. 
ITU requirements state that jitter in a band from 16 
MHz to 320 MHz should not be more than 0.1 UIp-p. 
This requirement does not translate directly to VCO spec- 
ifications: it dictates the behaviour of the whole CDR sub- 
system and it is up to the designer of the subsystem to 
divide the jitter 'budget' in an optimal fashion. 
A realistic assumption might be that the VCO should 
not contribute more than 25% of the allowable CDR jitter 
at high offset frequencies, to ease the design of the other 
parts of the CDR circuit. At low offset frequencies, jitter 
of the VCO is effectively suppressed by the PLL of which 
the VCO is part. 
The phase noise of the VCO can be integrated to lead 
to an RMS jitter value. For simplicity, a constant slope 
of the phase noise spectrum is assumed; this slope is cho- 
sen so that the resulting jitter estimate is always higher 
than the actual jitter, thus ensuring achieval of the design 
goal. If 25 % of the jitter budget is expended on the VCO 
and 2 ( 1  MHz) is lower than -87 dBc/Hz then the VCO is 
suitable for use in a SONET OC-768 CDR system. 
2.2. Output drive requirements 
To usefully drive digital logic, the VCO should be ca- 
pable of driving a large capacitive load with a large volt- 
age swing. The exact requirement will of course depend 
on the CDR circuit being driven, and in this respect VCO 
design cannot be considered in isolation. Preliminary 
investigation reveals that a realistic, useful output is if 
90fF (representing the input capacitance of two 36/0.13 n- 
channel MOSFETs) can be driven by the VCO with more 
than 0.6 V p - p  (single-ended) over all anticipated temper- 
ature variations and process spread. These drive require- 
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ments mandate the use of a buffer stage between VCO and 
the load. 
For the most common full-rate CDR architectures, two 
active clock flanks are required per UI. This means that 
at 43 GB/s, we need a 43 GHz differential clock source 
or a 21.5 GHz quadrature clock source. Additional con- 
straints such as power and area will decide which of these 
two is chosen. A 43 GHz differential clock is promising 
for its small die area and relative simplicity; quadrature 
generation is not required. Half-rate CDR systems (see, 
for example [6])  halve the clock frequency requirement at 
the expense of slower locking performance. 
3. Oscillator Architecture & Design 
3.1. Architecture 
The high center frequency, fixed frequency application 
and low phase noise requirements point to an LC-type os- 
cillator. At 40 GHz a benefit is that the required induc- 
tors are small so this oft-cited disadvantage of integrated 
LC-oscillators does not apply. Many fully integrated LC 
oscillators at lower frequencies have been presented, and 
much design effort has been put into the design of a high- 
Q inductor. For a given power consumption, low phase 
noise dictates the use of a high-Q tank. For the LC-tank, 
1 1 1  
- f -  (2) 
Where Q t a n k ,  QL and Qc are the quality factors of 
the tank and the inductor and capacitor that make up the 
tank, respectively. When Q L  is much lower than Qc as is 
commonly the case for integrated LC-tanks at frequencies 
up to a few GHz, improving Q L  directly leads to a higher 
tank Q and hence to lower phase noise at given power [7]. 
With the advent of modem CMOS processes, with cop- 
per metallization and 7 or 8 metal layers (increasing the 
separation between the inductor and the lossy substrate), 
Qc at 40 GHz is significantly lower than Q L  and improv- 
ing the latter is no longer necessary. Rather, design effort 
needs to be put into making Qc as high as possible. 
For the parallel combination of several Cn’s each with 
a Qn,  making up a single C,  the following holds for 4) c 
of the parallel combination: 
Qtank Q L  QC 
This means that to maximize Qc, the relative size of 
the low-Q capacitors must be minimized. Unfortunately, 
parasitics have a low Q and they comprise a significant 
portion of the tank C at 40 GHz. This also clarifies why 
driving the gate of the load MOSFET directly with the 
VCO core is not a practical proposition. The input ca- 
pacitance of a MOSFET is lossy (low Q) due to the gate 
series resistance, and driving the load directly with the 
VCO tank would unacceptably lower tank Q. Secondly, 
this would make the load C a significant part of the tank 
C, and would mean that any variation in load (for example 
by varying wiring capacitance) would change the center 
frequency of the VCO. 
3.2. Design 
The circuit diagram of the oscillator is shown in fig. 1. 
I 
Figure 1. VCO with tuned output buffer 
The central part of the tuned oscillator is the LC-tank. 
Since the oscillation frequency, WO,(= l/m) dictates 
the product of L and C, the only design freedom is in 
choosing the tank impedance 20: 
(4) 
Constraints such as startup gain and required amplitude 
of the oscillation voltage commonly dictate the choice of 
20 [8], but here we have a more pressing requirement, 
namely to maximize tank Q. We expect Qc to be low at 
40 GHz and hence want to maximize it. Since a signifi- 
cant part of the tank C consists of parasitics (these have a 
low Q and sum to approximately 100 fF), the only way to 
increase the Q of the tank C is by adding as much as pos- 
sible high-Q MIM’ capacitance, in accordance with eq. 3. 
The resulting tank capacitance of 150 fF has a Q of ap- 
proximately 10. The tank impedance is thus made as low 
as possible, within, of course, other constraints such as 
start-up conditions, power consumption, and tune range. 
For this design, 2 0  is 25 Q. 
The other important component of the tank is the in- 
ductor. The availability of copper metallization and op- 
eration at 40 GHz means it is not necessary to tie several 
metal layers together for a low series resistance. Hence, 
a single turn of metal on the top metal layer is used. Pre- 
liminary simulations quickly affirm the initial idea that in- 
ductor Q is very high at 40 GHz. This means extensive 
measures to maximize inductor Q are not required. It also 
allows us to change the shape of the inductor to suit lay- 
out requirements rather than using the common round or 
octagonal shapes that maximize Q. A long and thin rect- 
angular shape is chosen because it allows very compact 
layout of the VCO (core and output buffer) and because 
it is easily scaled to other inductance values. The trace 
width is 5 pm; the inductor measures 15 x 100 pm. The 
inductor is simulated by electromagnetic simulation using 
‘MIM (Metal-Insulator-Metal) capacitance consists of a thin dielec- 
tric between metal layers 7 and 8 that has high Q and is well suited to 
RF applications. 
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IES3 [5], and an equivalent circuit model is developed. It 
has an inductance of 93 pH and a Q of 35 at 40 GHz. 
The VCO gain cell is equipped with NMOS transistors 
only since these have a higher f t  than PMOS transistors. 
The transistors used have a fingered structure with fingers 
of 2 p m  width each. Tuning is done with a PMOS varactor 
that has two fingers of 0.4 x 2.4 p m  each. The tune voltage 
range is continuous from 0 to 1 V. The oscillator is biased 
with a current source from the positive supply, this for 
better immunity to supply voltage variations, and to allow 
direct coupling to the output buffer stage. 
The output buffer consists of an n-channel transistor 
with a tuned drain load for which the inductor layout is re- 
used. The tuned load enables us to achieve a peak-to-peak 
output voltage swing of 1.3 .V (single-ended; typ.) into 
90 fF, which is larger than the 1 V supply voltage. Both 
the in-phase and the antiphase output of the VCO achieve 
this swing. Since the peak output voltage of the buffer 
is higher than the supply voltage, a cascode transistor is 
included to prevent any detrimental effects on reliability. 
In this way, the only device junction subjected to more 
than the 1 V supply voltage is the drain-bulk junction of 
the cascode transistor. This does not pose reliability prob- 
lems. 
The output of the buffer is capacitively coupled to the 
load, and the DC level at the output is placed at half the 
supply voltage using a high impedant resistive divider. 
The load still needs to be absorbed into the output buffer 
tank to bring it to resonance at the correct frequency, but 
this is no longer very critical, as the only thing influenced 
is the output amplitude, not the center frequency or the 
phase noise. 
A startup gain of two is chosen to ensure reliable 
startup of the VCO. A lower startup gain may reduce par- 
asitics, thereby improving QC and hence Q t a n k ,  thus im- 
proving phase noise performance, but for the prototype 
robust startup behaviour was deemed preferable. 
4. Experimental results 
For testing purposes, a special version of the VCO was 
made to drive 50 R2. l t  was processed in a 0.13 p m  stan- 
dard CMOS process with 1 poly and 8 metal layers. Met- 
allization is copper, and the top metal layer is extra thick 
(3pm).  The interconnect dielectric is 'low-k'; ~ , = 3 .  The 
process features a MIM-capacitance between M7 and M8 
that has a capacitance of approximately 1 fF /pm2  and a 
low series resistance. 
To drive 50 0, the VCO core is not changed, so rep- 
resentative measurements of the phase noise are possi- 
ble. Output voltage is lower, and the purpose of the tuned 
output buffer is somewhat defeated when driving a low- 
impedant load. Nevertheless, this test version exhibits per- 
formance in excellent agreement with simulations, lend- 
'At the time of design, ITU specs were still for 7% FEC so the design 
center frequency of t l s  version is 42.6 GHz rather than 43 GHz. 
ing credence to the expectation that the original version 
will perform according to simulation results as well. 
The VCO is tested by wafer probing. To reduce capaci- 
tive coupling to the substrate, the output bondpads consist 
of only the top three metal layers. The output is measured 
using an Agilent 8565 EC spectrum analyser. At 40 GHz, 
a double terminated line is preferred for connecting the 
VCO to the analyser, so a 50fl resistor is included on the 
chip. This means that the output buffer sees 250. The 
output power as a function of center frequency is shown 
in fig. 2. Simulated output power for this version is -15.5 
dBm. Cable and connector loss are measured as 4.5 dB 
at 40 GHz, and probehondpad loss is estimated at 1 dB. 
Measured output power is therefore approximately 3 dB 
below simulated output power. 
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41 41.5 42 42.5 43 
Oscillation frequency [GHz] + 
Figure 2. Output Power of the VCO 
The tuning characteristic is shown in fig 3.  Though the 
C-V curve of the varactor is nonlinear, the large voltage 
swing in the VCO core tends to linearize the tuning char- 
acteristic [9] and the resulting tuning curve is quite linear. 
Design center frequenc 
41 
0 0.2 0.4 0.6 0.8 1 
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Figure 3. Tune Range 
The noise sidebands are measured with the the spec- 
trum analyser and observed in detail with the aid of a 
specialized program. The phase noise spectrum has a -30 
dB/dec characteristic for offset frequencies up to 2 MHz, 
and a -20 dB/dec characteristic for larger offset frequen- 
cies. Figure 4 shows the oscillator output as observed on 
the spectrum analyer. This is measured with a very small 
resolution bandwidth so carrier power is not the same as 
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in fig 2. Figure 5 shows the measured phase noise at a 1 
MHz offset (in the -30 dB/dec range) and at a 4 MHz off- 
set (in the -20 dB/dec range). As can be seen, the phase 
noise is essentially constant over the tune range. This is in 
close agreement with simulations. 
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Figure 4. Output spectrum of VCO (RBW=10 kHz) 
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Figure 5. Phase noise performance 
A die photograph is shown in fig. 6. The distinctive 
inductor shape is clearly visible; twice at the top (the VCO 
core) and twice below that (the tuned output buffer). 
5. Summary and conclusions 
A 43 GHz LC-VCO in 0.13 pm standard CMOS is pre- 
sented. The 43 GHz center frequency along with the prop- 
erties of modem standard CMOS processes mean tank 
loss is determined predominantly by the the tank capaci- 
tance rather than the the tank inductance. Hence, rigorous 
maximization of inductor Q is not required and design ef- 
fort is focused on maximizing capacitor Q. The VCO has 
a large tune range of 4.2%, and has both in-phase and an- 
tiphase outputs that each have a peak-to-peak output volt- 
age swing larger than the supply voltage. The output volt- 
age (1.3 VpPp typ. in a 90 fF load) makes the VCO ca- 
pable of driving high speed digital logic. Phase noise is 
-90 dBc/Hz at a 1 MHz offset; supply current is 14 mA 
from a 1 V supply, of which 7 mA is drawn by the VCQ 
core. The VCO occupies 220 x 270 pm of die area. The 
low phase noise, large tuning range and high output drive 
Figure 6. Die Photo 
capability make the VCO suitable for CDR circuits in OC- 
768 optical networks. 
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